

# IRTG Meeting

## Experiment Control System of the Outer Tracker of LHCb and first results of a FPGA based TDC

C. Färber  
Heidelberg




# Outline

- I :
  - Controlsystem
  - Outer Tracker gas monitoring
  
- II :
  - Upgrade of the Outer Tracker readout
  - First results of a FPGA based  
**Time to Digital Converter (TDC)**




# The LHCb Detector



# Outer Tracker

- Drift tube technology
- 3 stations each with 4 layers of modules
- Each module consists of 2 straw tube layers
- 53670 channels
- X coordinate resolution:  $200 \mu\text{m}$




# Part I

## Controlsystem - Outer Tracker gas monitoring




# Controlsystem

- Supervisory Control and Data Acquisition Systems (SCADA)
  - Collecting data from hardware
  - Control over hardware
  - Works from remote
- SCADA architecture




# Process visualisation and control system (PVSS)

- Commercial software package chosen by CERN
- PVSS Manager Concept




# Distribution of a PVSS System

## Scattered System



## Distributed System

Outer Tracker electronics control scheme




# Overview: Experiment Control System

LHCb ECS

LHCb Gas


## Project Structure



OT Gas

OT Test module

## Host Names



dcsgas02


otgasmon01w



# Gas Monitoring

To check

- Gasmixture
- Leaks
- Outgasing



Possibilities

- Analysis rack:  $H_2O$ ,  $O_2$
- Test module

Possibility to monitor  
gas amplification



# Test Module „TraBond“


- Monitoring gas of Outer Tracker with test module
- HV = 1550V
- Irradiation with  $^{55}\text{Fe}$
- Preamplifier board



# Measure relative Gas Amplification


- Take pulseheight spectrum with ADC
- Fit peak position
- Correction for air pressure

Gain ~ Peak position




# Data Flow




Pulseheight spectrum  
Measurement  
with ADC  
DAQ with LabView



Gaussian Fit  
ROOT





Monitoring/  
Archiving  
PVSS



# Why fitting?


- Average pulseheight only without noise ok
- Fit reduces influence of noise




# Air Pressure Correction

- Readout barometer for each pulse spectrum
  - More ideal: Measure counting gas pressure


Barometer



Gas amplification – Air pressure



# Monitor Screen



# Summary Part I

- Gas monitoring for the Outer Tracker is working well 24/7
- Alarm handling for the Front End Electronic works fine






# Part II


## Feasibility study to use FPGA as TDC for the 40MHz Upgrade of the Outer Tracker readout




# Outer Tracker Readout Today





# TDC „OTIS“



- 32 channels (simultaneously)
- Time resolution 6 Bit  
(390ps @ 40MHz)
- Max. readout rate 1.1MHz  
( $240\text{bit} \cdot 4 \cdot 1.1\text{MHz} = 1.2\text{Gbit/s}$ )



# TDC Working Principle



# LHCb 40MHz Upgrade

- Increase luminosity x10 for higher statistics
  - Current bandwidth limitation results in drop of trigger efficiency
  - Want to improve trigger efficiency for rare hadronic modes
- To increase trigger eff. with higher luminosity
  - No L0 trigger, only HLT (flexible)
  - Readout each subdetector with 40MHz (Bandwidth OT  $\approx$  10 TBit/s)



# Consequence for the Outer Tracker Front End Electronic

	Today	After upgrade
Readout	1.1MHz	40MHz
TDC bits	6bit	4bit – 6bit ?
Bandwidth/FE Box (128 Channels)	1.6Gbit/s	20 – 30 Gbit/s ?




# Outer Tracker Front End Electronic

**GOL board**  
Max data rate  
**1.6GBit/s**  
Needs upgrade


**OTIS board**  
Max readout  
**1.1MHz**  
Needs upgrade

**Preamplifier  
Discriminator  
ASDBLR**




# Prototype for future TDC

- Using a FPGA
  - Very flexible good for development
  - Test of 4 or 5 bit TDC
  - GBit transceiver
  - Fast realisation for test
- If necessary: convert the FPGA design into Asic



# Time Measurement with FPGA


- Using delay lines
  - Calibration
  - Time resolution of  $< 100\text{ps}$  achievable




- Phase shifted counter
  - Time resolution of  $1\text{ns}$  achievable
  - Easy to implement

# Realisation: Phase Shifted Counter

- Use 4 synchronously running 2bit counters to divide Bx
  - Phase shift  $90^\circ$ , 4x system freq.  $\rightarrow$  16 bins
- Latching counter values for each hit
  - Encode time from counter values




# Timing Diagram



# Block Diagram

- 2 time measurement elements to avoid deadtime „during encoding“
  - One for even Bx one for odd Bx

	Bx N	Bx N+1	Bx N+2	Bx N+3	...
<b>TME 1</b>	measuring	encoding	measuring	encoding	...
<b>TME 2</b>	encoding	measuring	encoding	measuring	...




# Used Equipment

- Stratix PCI Development Board
  - EP1S25F1020
- NIM Delay element
  - 0ns - 66ns in 0.5ns steps




20MHz

Hit




# Delay Scan



# Bin Size

Using pulse generator with 1MHz clock for hit signal



# Summary Part II

- Principle of phase shifted counters work for time measurement
- Fine structures in time measurements has to be further investigated
- Increase number of channels and bins (5bit)
- Developpe a test board with an Arria GX FPGA and two 3.1Gbit/s optical links for irradiation tests in 2011



Thank you for your attention!



# Backup



11.06.2010

IRTG meeting  
University of Heidelberg  
C. Färber

35

